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Abstract
In this paper, we consider the eﬀect of BDD-based under-approximation on a hybrid approach using
BDDs and SAT-BMC for error detection on a computing grid. We experimentally study eﬀect
of under-approximation approaches on a non-traditional parallelization of BMC based on state
space partitioning. This parallelization is accomplished by executing multiple instances of BMC
independently from diﬀerent seed states, that are selected from the reachable states in diﬀerent
partitions. Such states are spread out across the state space and can potentially be deep. Since
all processors work independently of each other, this scheme is suitable for bug hunting using a
grid-like network. Our experimental results demonstrate improvement over existing approaches,
and we show that the method can eﬀectively utilize a large grid network.
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1 Introduction
Formal veriﬁcation, especially error detection, is rapidly increasing in impor-
tance with the rising complexity of designs. The main constraint in veriﬁcation
is the total amount of resources available, time as well as memory.
Most attempts at veriﬁcation only use a single processor. Recently, various
attempts have been made to use parallel and distributed methods for veriﬁ-
cation. All these approaches assume the presence of a dedicated network of
workstations to perform veriﬁcation tasks.
As “personal computers” gain in computing capacity, the concept of com-
putation grids is gaining acceptance [11]. Here, a grid is a network of machines
that are not dedicated to a speciﬁc computational use, but may only be avail-
able some of the time. This is a unique environment where massive parallelism
is possible by using otherwise idle CPU cycles from a large number of com-
puters. Such processors may even be in geographically diverse locations.
The issues in a grid-computing environment are quite diﬀerent from those
in dedicated parallel computing environments. We consider two key issues.
Firstly, the availability of the processors is not guaranteed. So any algorithm
that uses such a framework has to be able to withstand receiving either no
results or only partial results from certain computations. Secondly, since the
computational network is not dedicated at all times to a single task, any
task scheduled on a grid has to use very little network bandwidth. As far
as possible, computations on diﬀerent nodes need to be independent of each
other, with very few dependencies.
Under such circumstances, algorithms need to be carefully devised in order
to scale to grid-based parallel networks. Our work speciﬁcally targets the issue
of how to eﬀectively use a grid for formal veriﬁcation. For failing properties
that are not very deep, Bounded Model Checking (BMC) is now the de facto
standard. For proving the property correct or for ﬁnding deep bugs, a diﬀerent
method, typically a BDD based approach, is generally the choice, and works
well if image computation can be performed eﬃciently. Since one typically
does not know a priori whether a property is erroneous or not, and if erroneous,
whether it is deep, both methods have to be run on every property. We detail
a practical and eﬃcient grid based approach to error detection that is designed
to automatically handle deep as well as shallow bugs.
Current Approaches to Error Detection
Satisﬁability based Bounded Model Checking (SAT-BMC) is able to explore
the state space of larger designs by bounding the depth of exploration and
successively increasing this bound [8]. Due to notable improvements in the
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art of satisﬁability-testing, SAT-BMC is now routinely applied to detect errors
during property veriﬁcation for many industrial designs [9,4,3,1].
SAT based BMC approaches are the preferred method for detecting error
states that are not very deep. However, these techniques can become quite
expensive when many time-frames are required to be analyzed. BDD based
approaches work better for those “deep cases” as long as the image BDDs
remain moderately small. These observations have been validated in a recently
reported industrial case study [1]. Thus the class of problems that require
many steps of image analysis to detect the error, but where BDD sizes grow
large, remains an attractive research target.
Since such techniques, running on a single CPU have clear limitations due
to the limited computing power of their execution environment, researchers
have suggested distributed approach towards BDD based model checking as
well as parallel SAT solvers [10,13]. However these methods remain inadequate
as they essentially analyze the state space from a breadth-ﬁrst search point
of view. The BDD based approaches also require communication between
diﬀerent processors in form of large BDDs which precludes these methods
from using large parallel computing environments.
Our approach: Grid-BMC
Our approach to locating errors is to create a method that ﬁnds various can-
didate deep reachable states which are then used as seeds for running many
instances of SAT-BMC in parallel to explore the state space adjacent to such
seeds. Starting from such potentially deep seed states, multiple BMC runs
may be able to reach further deep states and locate errors that are otherwise
not locatable by existing methods. Partitioned BDDs (POBDDs) [21] have a
great potential for compactness, as studied in the literature [6,24]. At the same
time, as we shall see later, they are very sensitive to even minor changes in
parameter settings. From our empirical observations, we suggest an approach
that is able to systematically examine multiple POBDD representations con-
structed and analyzed independently on diﬀerent nodes of a grid. This leads
to multiple traversals of states in orders, often signiﬁcantly diﬀering from the
standard BFS exploration and is found to greatly beneﬁt the process of error
detection.
Figure 1 shows this pictorially using two partitions and four instances of
SAT. The triangles represent a search using SAT, and the ellipses denote suc-
cessive image computations using BDDs. Notice that from the initial states,
BMC can only proceed to depth ds eﬀectively. Instead, in the proposed ap-
proach, BDDs go to a depth db, and many instances of SAT are seeded until
then, which may be eﬀective to diﬀering depths ds1, ds2 . . . dsn. Consequently,









Fig. 1. Seeding multiple SAT-BMC runs from POBDD reachability
this can reach errors that are otherwise diﬃcult to catch.
In this paper, we study the eﬀect of varying the coarseness of this under-
approximation used to locate states using BDD-based reachability.
2 Related Work
This work lies at the cross-roads of two bodies of work, namely hybrid tech-
niques for smart simulation or eﬃcient bug-ﬁnding and recent early eﬀorts for
performing veriﬁcation in a parallel framework. The techniques discussed in
this paper have a nature of an hybrid approach using multiple engines. Thus,
they can easily use improvements in the individual technologies such as SAT
or ATPG engines [23,20], or BMC formulation [8]. Thus, a detailed compar-
ison with such techniques is orthogonal to the objective of our paper and is
not further detailed.
Grid-BMC in the context of other hybrid or parallel approaches
This work diﬀers from other hybrid approaches in two key aspects. Firstly,
simulation forms the search backbone of many of the above methods. In the
case of hard, deep bugs, a simulation based approach may not be able to
access interesting regions of the search space. Secondly, our hybrid approach
is formulated with the speciﬁc aim of being able to generate multiple state
traversals that, when considered together, can potentially cover the entire
state space, and may be performed independently in parallel.
In [29] a pre-image computation from the target states is used to pro-
vide an enlarged target for simulation. The SIVA tool [12] performs best ﬁrst
search in a simulation environment, augmented with BDDs and SAT, with the
hamming distance between the current and target state as the guiding cost
function. The approach of [19] uses interleaved runs of simulation, test gener-
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ation, BDD-based symbolic simulation and SAT-based BMC to maximize the
state coverage over a set of interesting signals.
In contrast to the above “bug hunting” approaches another class of tech-
niques employ a combination of formal engines mainly for the purpose of veri-
fying properties (possibly bounded depth properties). For example, [7,15] use
BDD-based reachability analysis and [16] compute CNF clauses through BDD
functional analysis to prune the search space of SAT-based BMC, [22] struc-
turally partition the property check into parts solved by SAT and BDDs and
[17] employ a combination of symbolic trajectory evaluation and SAT/BDD
based model checking.
The previous discussion is in the context of a single processor framework.
Typical hybrid approaches do not naturally lend themselves to parallel ex-
ploration. Our approach executes, in parallel, multiple independent BMC
instances to concurrently explore diﬀerent regions of the state space. This is
a non-traditional parallelization of SAT-BMC.
Several other methods have been proposed to do parallel veriﬁcation. Stern
and Dill [26] parallelize an explicit model checker. In [27], parallelized BDDs
are used for reachability analysis. Veriﬁcation using parallel reachability anal-
ysis has been studied in [14,18,28]. Our work is diﬀerent from other distributed
model checking approaches which are geared towards completeness rather than
bug hunting. Most techniques such as [18] are to a large extent only paral-
lelizing the breadth-ﬁrst traversal. Thus their limitations to reach deep states
remains a severe handicap. Further, these techniques require message pass-
ing between diﬀerent processors in form of large BDDs. That can severely
limit how large a grid can be eﬀectively employed. A method proposed in
[13] distribute the SAT-based BMC over a network of heterogeneous work-
stations. Their algorithm performs distributed BCP to solve a large SAT
problem. Similarly, in [10] a parallel multi-threaded SAT solver is discussed.
3 The Grid Framework
We used the grid middle-ware CyberGrip [2], developed at Fujitsu Labs Lim-
ited, Japan, to manage the computing resources on grid. Figure 2 shows the
overall architecture of CyberGrip. CyberGrip operates on a central UNIX or
Linux server and consists of three components: Organic Job Controller (OJC),
Grid Resource Manager (GRM), and Site Resource Manager (SRM). The in-
teraction between various components of CyberGrip in executing a job on the
grid is depicted in Figure 3.
OJC, shown in Fig 4, controls how the jobs submitted by the user are
executed. GRM determines the optimum computing resources for the jobs
transferred from OJC. SRM monitors the status of the computing resources
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Fig. 2. Architecture of CyberGrip Fig. 3. Execution of a job on the Grid
Fig. 4. Basic structure of Organic Job Controller (OJC)
and manages the communication between them. There is one SRM for each
computing resource, and the SRM for a Windows PC is called the Grid Me-
diator for Windows (GMW) manager. Each computing resource must have
middle-ware to communicate with its SRM and execute jobs. When the com-
puting resource is a Solaris or Linux machine, a general batch system, for
example, Condor, can be used as the middle-ware.
CyberGrip can realize an environment in which the user can submit jobs
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to virtualized computing resources consisting of not only Solaris and Linux
machines but also Windows machines for oﬃce use via the Web portal of a
central server. The user can do this without being aware of the performance
and other characteristics of the individual computers.
OJC also has a dynamic job control function shown in Fig 5. This function
Fig. 5. Dynamic Job Control
works when the number of jobs to be executed cannot be decided statically
at initial job entry and the number of jobs to be executed varies dynamically.
Conventionally, because it was diﬃcult to automatically perform dynamic job
control, operators usually took one of two approaches: 1. execute all the
jobs that have been submitted without considering which ones need to be
executed or 2. individually decide whether to execute each job based on the
execution results of the previously executed job. Both these approaches are
very ineﬃcient. By automating these decisions, therefore, OJC signiﬁcantly
increases the eﬃciency of job execution. This is critical for our usage of the
grid – once an error is detected, we want all nodes on the grid to cease working
on the problem.
4 Under-approximation based Grid-BMC
As discussed earlier, our paper speciﬁcally targets the problems where deep-
states have to be explored and current BDDs and BMC methods may be
inadequate. BMC based on SAT has a limitation on how deep a state it can
explore as it is based on explicitly unrolling multiple time frames, equal in
S. Iyer et al. / Electronic Notes in Theoretical Computer Science 135 (2006) 31–46 37
number to the length of the suspected error path. BDDs calculate successive
image computations for reachability and can go deep, provided, the size of
the transition relation is manageable and the successive images are small in
size. Unfortunately, such images often get large, at a very small depth, and
BDDs are unable to make further progress. Even if BDDs do not exhibit
dramatic blowup in size, the computed image sets grow in size steadily, until
they are so large that the calculations need impractically long time. Thus, for
smaller depths SAT may be able to proceed further as it does not store sets
of states, instead merely computes paths. We suggest a method for exploring
deep states in the following.
4.1 Key Idea: Under-approximation for Grid-BMC
In this section, we describe the under-approximation heuristics that are used
to perform deep state space traversal. Under-approximation is performed at
two diﬀerent places – ﬁrstly, during reachability analysis and secondly, while
selecting initial states for SAT-based BMC.
Find Deep States: We perform a traversal of the state space by parti-
tioning the transition relation, as well as the computed sets of states so that
the BDDs and associated calculations remain tractable. When the BDD sizes
are no longer manageable, we perform successive under-approximations. At
each step of image computation, we use a subset of the actual set of states.
Such massive under-approximation may result in successive traversal not al-
ways leading to a deeper state. The quality of this approximation can be
further improved, especially with input from designer, for instance by using
guided traversal [25,5]. Under-approximation allows some control over the size
of BDDs, which can otherwise exhibit dramatic blow-ups. We ﬁnd that the
above simple approach is quite eﬀective and study it in detail in this paper.
Parallel Seed SAT: In order to determine the initial seed states for
SAT, a large number of partitions are explored very rapidly with under-
approximation, and the resulting deep states are written out at regular in-
tervals, as CNF clauses. Currently, we create a new seed after a ﬁxed number
image computations, say, after every 5 images. In order to do this, a snapshot
of the reachable states is taken and a subset of those states is used to seed the
SAT solver. It is critical to pick a small number of states and not all states,
otherwise the SAT solver can choke as it gets a very large number of clauses.
The SAT solver instance executes a BMC-like algorithm from the seed thus
obtained. By making multiple BMC runs, starting from various points along
the state traversal, we can ensure that at least a subset of the BMC execu-
tions start from a deep state. These may then explore regions that could not
be explored using traditional SAT-BMC approaches. Since all BMC runs can
S. Iyer et al. / Electronic Notes in Theoretical Computer Science 135 (2006) 31–4638
be made in parallel so this leads to a non-traditional method of parallelizing
BMC.
Typically we execute SAT-BMC to a small depth that can be computed
in a matter of minutes using zchaﬀ SAT solver. Note that it is critical to run
these SAT instances separately rather than run a single instance of SAT from
their union. The reason is that seed states from diﬀerent portions of the state
space may be very dissimilar and if they are combined together in generating
the clauses for SAT, the eﬀectiveness of the SAT solver may reduce drastically.
Degree of Approximation: Each partition can be considered as an auto-
matic selection of “direction” with respect to exploration of states. Reachabil-
ity with partitioning localizes the Breadth First Search along such directions.
The under-approximation in this exploration is performed simply by pick-
ing a few random states from the set of new states found during each image
computation. The size of BDDs generated is reduced by this using under-
approximation albeit at the cost of loss of information. Keeping BDD sizes
small in this manner allows for deeper exploration in selected “directions”
and can be used to provide many diﬀerent initial states to seed subsequent
BMC runs. If any particular local BFS traversal leads it in a direction which
corresponds to a bug in the design then a BMC started from corresponding
seed can prove to be far more eﬃcient then classical BMC started from the
original initial state. Notice that there is a trade-oﬀ between going deep versus
exploring all directions.
4.2 Approximation and Usage of Grid
There is a clear tradeoﬀ between the degree of approximation and number of
CPUs required. If many states are selected as a seed state, then eﬀectively it
corresponds to simultaneously searching in many directions with BMC. How-
ever, the corresponding BMC run may become slower. To solve this dilemma
we propose the following method. The grid-BMC starts by dividing the grid
into multiple sub-grids. One sub-grid uses severe under approximation to go
very deep. The others run POBDDs and BMC with varying degrees of ap-
proximation. Then we monitor for either of the following condition to arise:
(a) Though a more complex seed is used, the BMC runtime is not adversely
eﬀected; (b) Though a less complex seed is used, the number of nodes in the
grid are rapidly used up. In such cases, the algorithm automatically switches
to using the larger number of min-terms as seed for BMC on the main sub-grid.
Otherwise, we continue to use the less complex seeds with fewer min-terms.
In order to switch between approximation levels, the runs with a higher ap-
proximation are canceled and the corresponding nodes on the grid are freed
for the runs that use lower approximation (more number of min-terms used
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as seed for BMC as well as frontier for POBDD image calculation).
We divide the grid amongst BMC runs with diﬀerent under-approximations.
The question is how to dynamically decide which sub-grid is showing sub-
optimal behavior so that its given run may be cancelled and the corresponding
CPUs freed up. The quality of a run can be indicated by the following three
resources consumed. A disproportionately large value for either resource in
any of the sub-grids should lead to the run being aborted, and the nodes in
that sub-grid being freed up.
(a) POBDD time: If in one of the sub-grids the BDD size (resp. time)
starts increasing signiﬁcantly as compared to the BDD size (time) in other sub-
grid, then it indicates a run that is being hampered by suboptimal variable
order or quantiﬁcation schedule and should be aborted. Hence the time for
each step of image computation acts as a good ﬁlter for the sub-optimal runs.
(b) Ratio of BMC time/time-frame: At times it is seen that the BMC runs
from some seeds start consuming a disproportionately large time and become
impractically slow. This generally happens when the number of states used as
the initial seed state become very large. A ratio of the average runtime/time-
frame can be maintained, and when in one of the grid this number is signiﬁ-
cantly exceeded then the corresponding run on the sub-grid is aborted.
(c) Number of CPUs used - Under extreme conditions, this should be
used as another measure for tagging the runs on a given sub-grid to be sub-
optimal. For greater under-approximation (fewer states in seed), usage of a
larger number of CPUs decreases its attractiveness. This is because when
initial seed state set is smaller, each BMC run is starting from the end of
traversal in a very narrow direction. Hence, the use of a large number of
CPUs potentially indicates a large number of unsuccessful BMC runs, which
in turn implies that the starting seed states are not a good choice and are
perhaps not in the area corresponding to the error.
4.3 Outline of Grid-BMC Algorithm
Divide Grid: Create multiple sub-grids to dynamically determine a good ap-
proximation threshold in order to detect whether an error exists. On each
sub-grid, do the following:
(i) Partition reach: Use state partitioning in reachability to get diﬀerent
and divergent paths exploring state space.
(ii) Approx Partition reach: Target deep space traversals – from each fron-
tier, select an under-approximation of the newly reached states to do the next
image computation.
(iii) Generate seed: At regular intervals, whenever a threshold is crossed,
store a seed – a few reachable states.
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(iv) Start Seeded SAT: From each seed, pass it as the initial state to a
new instance of the SAT solver.
(v) Run in Parallel: Run all instances of SAT-based BMC to a small depth,
as nodes become available on the grid.
(vi) Abort Sub Grid: If the BDD image time and SAT-BMC time for each
time-frame in this sub-grid are disproportionately larger than other sub-grids,
then abort runs on this sub-grid.
Termination condition: Allow BDD and SAT explorations to continue in par-
allel on all sub-grids until error is found or timeout is reached.
5 Results
We now present experimental results that demonstrate the eﬃcacy of our
method. The experiments are run on a grid of computers that included up
to 100 independent Xeon CPUs (ranging from 1.5 GHz to 2.3 GHz) running
linux. As explained earlier, we used an in-house grid middle-ware (CyberGrip)
developed at Fujitsu Labs Limited, Japan, for submitting and controlling jobs
executed on the grid. Our program is implemented on top of VIS-2.0 and used
CUDD BDD package and zchaﬀ as the SAT-solver. The POBDD algorithm
is run on a single processor but the CNF ﬁles generated are transfered to
diﬀerent nodes on the grid where a BMC run is ﬁred in parallel. We were
unable to exactly measure the time taken in transferring the ﬁles but in our
experience it is very small.
Benchmarks: We used 9 circuits and properties, b1, . . . b9 , that were
obtained during veriﬁcation of a variety of industrial circuits. Several of these
properties are deep and pose some diﬃculty for SAT-BMC as well as for
simulation based methods. Thus they form a good benchmark for judging the
eﬃcacy of our approach.
5.1 Details of Experiments
Simulation: First we ran experiments based on random simulation, using the
VIS-2.0 package. Simulation was done twice, ﬁrst to 5,000 and then to 100,000
steps, but it is unable to ﬁnd a bug in any of the circuits in the benchmark.
Then, we used simulation to ﬁnd deep states and seed BMC from there. This
is similar to the approach of [19], except that we use a diﬀerent random seed
for each simulation depth. For each circuit, we run simulation, in steps of
1,000 from 2,000 to 10,000. When the depth is reached, we pick the state
reached at the end of the simulation and seed SAT from there. To limit the
amount of data, the results of this are shown in table 1 for depths 2k, 4k, 6k,
8k and 10k. We found that simulation, even when it seeds SAT at periodic
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Run-times (sec) for BMC seeded from simulation
Num. Error 2k 4k 6k 8k 10k
Ckt latches Depth Sim BMC Sim BMC Sim BMC Sim BMC Sim BMC
b1 125 59 22 215 25 207 48 151 56 66 63 196
b2 70 85 18 117 21 105 32 96 45 110 55 118
b3 66 23 21 333 25 195 38 232 50 258 63 258
b4 66 59 27 2211 26 2747 60 2442 56 2239 63 2060
b5 170 36 653 1047 923 2067 1605 1561 1822 1735 2333 2493
b6 201 29 629 487 921 509 1258 396 1756 346 2423 313
b7 123 60 892 T/O 1305 T/O 2951 T/O 2694 T/O 3515 T/O
b8 169 23 105 T/O 122 T/O 193 T/O 361 T/O 476 T/O
b9 148 27 106 T/O 130 T/O 295 T/O 256 T/O 462 T/O
“T/O” is a timeout of 2 hrs
Table 1
Run-times for BMC seeded from simulation to various depths.
Num. Error Time (sec) Grid
Ckt latch Depth BDD POBDD BMC Sim Sim+ Grid-BMC (pickOne) #CPU
BMC Seed SAT Total used
b1 125 59 7 3.2 T/O NB 167 7 176 183 8
b2 70 85 3.4 2 T/O NB 115 97 26 123 40
b3 66 23 1.9 1.3 T/O NB 268 1 1 2 2
b4 66 59 1.9 1.3 T/O NB 3097 12 228 240 8
b5 170 36 T/O T/O T/O NB 2758 27 36 63 9
b6 201 29 3148 2857 T/O NB 1407 156 20 176 3
b7 123 60 258 976 T/O NB T/O 35 429 464 14
b8 169 23 T/O T/O T/O NB T/O 198 55 253 28
b9 148 27 T/O T/O T/O NB T/O 280 1580 1860 70
“T/O” is a timeout of 2 hrs, “NB” means no bug found.
Table 2
Comparison of the time taken in seconds by various approaches.
depths of every 1000 steps is unable to ﬁnd any bug in any of the circuits in
the benchmark.
Grid-BMC: Next, in table 2, we compare the following methods against
each other: BDD-based reachability (VIS-2.0 and CUDD); POBDD; BMC
(using SAT-solver zChaﬀ); Random simulation to 5,000 steps; Simul to 5,000
steps + An application of SAT solver. The methods are compared with a
run of Grid-BMC, that has a 10 minute initial phase for POBDD based seed
generation, and 2 hours for SAT. In the case of Grid BMC, there are many seed
states, so the table shows how long it took for POBDD based reachability to
discover the “best” seed state and time for the SAT-solver to ﬁnd the bug from
there. The ﬁnal column shows how many CPUs of the grid were actually used.
We allow each method to run until a time out of 2 hours. The results for all the
methods are shown in table 2. Grid-BMC uses severe under-approximation by
picking only one state in each image and for each seed. Note that Grid-BMC
is the only method that is able to ﬁnd the error in b8 and b9.
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pickTwo pickThree pickFive
Ckt Seed SAT Total #CPU Seed SAT Total #CPU Seed SAT Total #CPU
b1 18 395 413 16 185 551 736 4 47 302 349 14
b2 450 29 479 10 197 52 249 7 4 42 46 24
b3 1 3 4 2 1 5 6 3 7 2 9 8
b4 18 505 523 21 23 624 647 21 19 316 335 15
b5 252 83 335 9 241 78 319 5 26 80 106 24
b6 154 24 178 9 324 19 343 6 191 24 215 4
b7 333 623 956 23 43 489 532 3 95 716 811 28
b8 167 7 194 27 93 104 197 3 91 7 98 8
b9 88 745 833 21 342 234 576 87 270 218 488 89
Table 3
Eﬀect on performance (time in seconds) by relaxing the severity of the approximation
5.2 Analysis
Our results show a strong evidence of a positive synergy between the two key
ideas – how to ﬁnd initial states, possibly deep, and how to independently
process multiple seeds. Speciﬁcally, from table 2, we note that:
• Grid-BMC can often ﬁnd errors signiﬁcantly faster than BDDs or POBDDs
alone.
• Grid-BMC ﬁnds errors on circuits where BMC runs out of time.
• BDD based seeding of SAT solvers works well, and is often more eﬀective
than seeding using random simulation, which is widely accepted as one of
the best strategies for industrial designs.
• On every example, Grid-BMC is superior to BMC, random simulation and
a combination of the two; either in ﬁnding an error faster, or by ﬁnding an
error that is not otherwise found.
• On examples that are BDD-friendly, Grid-BMC performs better than the
other BMC techniques.
For some circuits such as b1, b2, b3 and b4 the error can be detected in
the POBDD phase itself. At the time the error was detected, no BMC run
that had been been ﬁred had yet completed. Thus grid-BMC is not required
for these entries, but we show it so we can analyze the eﬀect of approximation
in further tables.
5.3 Eﬀect of under-approximation
Table 3 shows the eﬀect of relaxing the approximation, by picking more states
at each step (call this m). In our experimental runs, we varied m from 1 to
5 for each circuit. Table 4 shows the eﬀect of drastically relaxing the under-
approximation, by successively using 10, 20 and then 50 states at each step.
The above results can be viewed in the context of running two or more
conﬁgurations (conceptually each can be conceived as a sub-grid) in parallel
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pickTen pickTwenty pickFifty
Ckt Seed SAT Total #CPU Seed SAT Total #CPU Seed SAT Total #CPU
b1 223 406 629 28 19 756 775 27 155 546 701 14
b2 408 72 480 44 84 103 187 20 65 945 1010 18
b3 1 3 4 2 1 4 5 3 11 4 15 3
b4 8 362 370 9 6 447 453 5 48 613 661 7
b5 25 69 94 6 91 91 182 14 127 183 310 20
b6 150 23 173 6 155 27 182 4 157 44 201 4
b7 43 711 754 8 296 798 1094 26 176 1222 1398 10
b8 82 84 166 16 114 38 152 5 124 30 154 4
b9 145 698 843 28 175 1213 1388 28 11 2977 2988 34
Table 4
Eﬀect on performance (time in seconds) by drastically relaxing the severity of the approximation
(say, m = 1 and m = 5). We suggest as approach to automatically decide
the better conﬁguration. Our decision approach needs to monitor for each
sub-grid, the corresponding BDD image-time, and BMC-SAT time for each
time-frame. If these runtimes become disproportionately and signiﬁcantly
larger then the given conﬁguration is displaying sub-optimality. Note that
as the under-approximation is relaxed, but the corresponding BDD image-
time, and BMC-SAT time for each time-frame do not proportionately increase,
then the more accurate approximation starts yielding faster error detection.
This is logically expected since when we relax the severity of approximation,
the resulting BMC can be deemed as searching simultaneously in multiple
directions, and thus a larger state space. The utility of such an approach is
conﬁrmed for almost all cases by the experimental results presented here. For
example, entry b9 requires 1860 seconds on the grid for m = 1. As m increases
progressively from 1 to 5; the run-times proportionally decrease by a factor of
4. Identical observations hold for circuit b8 too.
6 Analysis and Conclusions
Grid-BMC for error detection is practical and eﬀective. It is computationally
inexpensive in terms of overhead and an alternate way of parallelizing SAT-
based BMC – each of many processors can execute a BMC from a diﬀerent
set of initial states. The only data that is passed over the network is at the
very beginning, after that no synchronization is required, until termination.
Such parallelization has no interdependence at all, and can therefore very
eﬀectively utilize a number of processors in a large grid, without creating
communication overhead between the processors. This method also eﬀectively
exploits the advantage of symbolic BDD based search as well as SAT as well
as overcomes their respective limitations. For example, if there are a large
number of partitions or if certain partitions are diﬃcult, performing cross-
over images between them can be diﬃcult, and this may be the bottleneck
in getting to the error. This can be overcome by SAT based BMC, which
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is “locally complete” from its originating point and does not compute sets
of states. Although a very large grid (1˜00 nodes) was available, in typical
experiments only a small number of CPUs were used. This suggests signiﬁcant
scope to improve the quality of results and possibility to tackle larger problems
with further research.
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